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Measuring Terminal Capacitance and Its Voltage
Dependency for High-Voltage Power Devices
Tsuyoshi Funaki, Member, IEEE, Nathabhat Phankong, Tsunenobu Kimoto, Senior Member, IEEE,
and Takashi Hikihara, Member, IEEE
Abstract—The switching behavior of semiconductor devices re-
sponds to charge/discharge phenomenon of terminal capacitance in
the device. The differential capacitance in a semiconductor device
varies with the applied voltage in accordance with the depleted re-
gion thickness. This study develops a C–V characterization system
for high-voltage power transistors (e.g., MOSFET, insulated gate
bipolar transistor, and JFET), which realizes the selective measure-
ment of a specified capacitance from among several capacitances
integrated in one device. Three capacitances between terminals
are evaluated to specify device characteristics—the capacitance
for gate–source, gate–drain, and drain–source. The input, output,
and reverse transfer capacitance are also evaluated to assess the
switching behavior of the power transistor in the circuit. Thus,
this paper discusses the five specifications of a C–V characteriza-
tion system and its measurement results. Moreover, the developed
C–V characterization system enables measurement of the tran-
sistor capacitances from its blocking condition to the conducting
condition with a varying gate bias voltage. The measured C–V
characteristics show intricate changes in the low-bias-voltage re-
gion, which reflect the device structure. The monotonic capacitance
change in the high-voltage region is attributable to the expansion
of the depletion region in the drift region. These results help to
understand the dynamic behavior of high-power devices during
switching operation.
Index Terms—C–V characteristics, high-voltage power device,
terminal capacitance, voltage dependency.
I. INTRODUCTION
POWER electronics requires high efficiency and versatilepower conversion. High-voltage capability is preferable,
especially in high-power circuits, to reduce the conduction loss
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of large currents. High-frequency switching enables minimiza-
tion of bulky passive components and provides control func-
tionality. The power switching device is the key component in
realizing this; therefore, development efforts focus on a power
device with a high breakdown voltage, low forward voltage
drop, and fast switching capability [1]–[3].
As a result, an Si-insulated gate bipolar transistor (IGBT)
has been developed and improved to meet these requirements
[4], [5]. Recently, a superjunction structure of Si power MOS-
FET was proposed to realize a high breakdown voltage using
a p-n junction and fast switching capability by majority car-
riers [6]–[8]. In addition to the Si-based power device, wide-
bandgap semiconductor power devices have been researched
and developed to realize lower loss, higher voltage breakdown,
and faster switching with a thin voltage blocking layer. SiC and
GaN devices are good examples [3], [7], [9]–[21].
The capacitance between the terminals of a power device af-
fects its switching behavior, because it must be charged and
discharged during turn-off and turn-on operations [22], [23].
The capacitance of a power device increases as the thickness
of the voltage blocking layer is decreased to minimize conduc-
tion resistance. The capacitance varies widely with the applied
bias voltage because of depletion in the voltage blocking layer.
Therefore, it is necessary to quantify the capacitance between
the terminals of the power device as well as the capacitance’s
voltage dependency. One method is to estimate the capacitance
value with finite-element (FE) device simulation and validate
it with circuit simulation or experiments [24]–[26]. However,
this approach requires a detailed device structure, dimensions,
and process parameters. Another method is to characterize the
capacitances experimentally. However, there is no commercial
product that is able to measure the terminal capacitance of a
high-voltage power device by applying the bias voltage up to its
rated value. JEDEC [27] and IEC [28] standardized the capac-
itance measurement between the terminals of a power device
with a capacitance bridge, but no actual configuration or circuit
topology for the measurements are provided. Elferich et al. [26]
measured the C–V characteristics of a power MOSFET and
validated the FE device simulation; however, the measurement
setup is not clearly described and the applied voltage was low
(0 ≤ Vds ≤ 20,−10 ≤ Vgs ≤ 0). Therefore, the authors devel-
oped a C–V measurement system for high-voltage power de-
vices. Funaki et al. [29] and [30] presented the C–V measure-
ment system for high-voltage power diodes with evolving [31]
and clarified the punch-through structure of SiC Schottky barrier
diodes (SBDs) from the measured results. This study develops
a C–V measurement system for gate-controlled, high-voltage
0885-8993/$25.00 © 2009 IEEE
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power devices, e.g., power MOSFET, JFET, and IGBT. There
are three terminals in a single device, and five specifications of
the measurement circuit are presented to measure the capaci-
tance between gate–source (Cgs), gate–drain (Cgd), and drain–
source (Cds), and to measure input (Ciss), output (Coss), and
reverse transfer (Crss = Cgd) capacitances. The capacitances
Cgs , Cds , and Cds are measured to clarify the device structure
and physical behavior, and Ciss , Coss , and Crss are used to esti-
mate their influence on circuit operation.
The developed measurement circuit can apply a bias voltage
between drain and source, and simultaneously to the gate with
reference to the source potential. Thus, the circuit can measure
the C–V characteristics for both normally OFF and normally
ON devices [32]. Also, it enables measurement of the capac-
itances from the blocking condition to the conducting condi-
tion with varying gate bias voltage. For instance, an IGBT is a
high-voltage power device, and its measurements illustrate the
physical phenomenon occurring in the device, which depends
on the applied drain (collector) and gate bias voltage.
II. CAPACITANCE OF A POWER DEVICE
AND MEASUREMENT CIRCUIT
This section examines the makeup of the capacitive compo-
nent in a power transistor when assuming a planar gate device
structure and a vertical drift region-type double-diffusion MOS-
FET (VDMOSFET) [3]. Further, the paper discusses a circuit
for measuring the capacitance between the power device termi-
nals; the circuit can apply a bias voltage between the drain and
the source, and the gate and the source, up to the rated voltage
of the device.
A. Terminal Capacitance of VDMOSFET
Fig. 1(a) shows the cross section of one cell in a VDMOS-
FET chip. The main dielectrics for inducing capacitance in the
cell are the depletion layer formed in the semiconductor and
the gate oxides. The capacitances arising from the gate oxide
have a constant value, irrespective of the voltage applied across
it. However, the capacitance arising from the depletion layer,
which is formed in the semiconductor, changes with the ap-
plied voltage across it, where the capacitance is treated as a
differential capacitance dQ/dV . Here, dQ denotes the charge
depleted to the incremental bias voltage dV . The capacitance
components that reside in the VDMOSFET are integrated into
the terminal capacitances Cgs , Cgd , and Cds , when seen from
the terminal of the electrode in a discrete device, as shown in
Fig. 1(b). These terminal capacitances are configured by the
capacitive components shown in Fig. 1(a) as


Cgs = Cm + Coxs + 11/Cox c +1/C c
Cgd = 11/Cox d +1/Cg d j
Cds = Cdsj.
(1)
Here, Cm is the capacitance between the gate electrode and
the source electrode across the gate oxide, Coxs is the capac-
itance of the gate electrode and source n+ region, Coxc is the
capacitance of the gate electrode and the top surface of the p+
region, Cc is the capacitance of the depletion region for the p+
Fig. 1. Example of a gate-controlled transistor to illustrate device capacitance.
(a) Cross section of a VDMOSFET cell. (b) Equivalent capacitances between
terminals of VDMOSFET.
region under the gate, Coxd is the capacitance of the gate elec-
trode and top surface of the drain region across the gate oxide,
Cgdj is the capacitance of the depletion region for the drain un-
der the gate, and Cdsj is the capacitance of the depletion region
for the drain under the source.
The combination of terminal capacitances in the power device
determines circuit operation. The input capacitance is the equiv-
alent capacitance when the transistor is seen from the gate ter-
minal to drive the gate; it can be expressed as Ciss = Cgs + Cgd .
The reverse transfer capacitance (Crss) is the same as Cgd . It
induces the well-known Miller effect and deteriorates the gate
driving response because of the effectively increased capaci-
tance by the multiplier factor of device transconductance [22].
The output capacitance corresponds to the capacitance seen
from the drain terminal, and its charge/discharge operation by
the drain current affects the main circuit response. It can be
expressed as Coss = Cds + Cgd . Thus, five capacitance specifi-
cations are needed to characterize the device.
B. Cgs Measurement Circuit
Fig. 2 shows the circuit for measuring Cgs . This circuit can
perform four-terminal (Kelvin sense) measurements—Hpot and
Lpot (for detecting the small ac voltage of the measurement sig-
nal) and Hcur and Lcur (for detecting the current of the measure-
ment signal). The four measurement terminals are connected to
an LCR meter or impedance analyzer.
C1 and C2 block the bias gate voltage, transferring only the
ac measurement signal from terminals Hpot and Hcur . These
blocking capacitors enable application of the gate–source bias
voltage (Vgs), and the circuit measures the capacitance char-
acteristics related to channel condition, such as accumulation,
depletion, and inversion. Moreover, the blocking capacitance
enables the measurement of Cgs for a normally ON device by
applying a gate voltage and making the device channel operate in
the blocking condition. The voltage source Vgs and Vds impose
the dc bias voltage, and the C–V characteristics are measured by
sweeping one of them. The ac measurement signal at the source
terminal is blocked by L1 (because of its high impedance at
the operating frequency); therefore, it is transferred to termi-
nals Lcur and Lpot . L1 shorts the source terminal to dc ground
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Fig. 2. Cgs measurement circuit.
Fig. 3. Cgd (Crss ) measurement circuit.
and establishes the dc bias voltages Vgs and Vds at the device
terminals with reference to ground potential. Diodes D1–D12
and ZD1–ZD4 provide protection. The RC circuit at the voltage
source input and the monitor output constitute a low-pass filter
to block the measurement signal, and apply and measure the dc
bias voltage. C7 shorts the drain terminal when measuring an
ac frequency and blocks dc from the measurement.
C. Cgd (Crss) Measurement Circuit
Fig. 3 shows the circuit diagram for measuring Cgd (Crss).
This circuit has two groups of blocking capacitors for the drain
and source terminals to ensure ground potential at the source
terminal. C1 and C2 block the dc bias voltage of Vds , and
C7 and C8 block the dc bias voltage of Vgs . The capacitances
transfer the ac measurement signal from Hcur and Hpot to
Lcur and Lpot , respectively. The source terminal is directly
grounded, and the capacitance component in the device related
Fig. 4. Cds measurement circuit.
to the source terminal is excluded from the measurement. The
dc bias voltages Vds and Vgs are applied and monitored through
the RC filter.
D. Cds Measurement Circuit
Fig. 4 shows the circuit diagram for measuring Cds . C1 and
C2 block the dc bias voltageVds and transfer the ac measurement
signal from Hcur and Hpot terminals. The dc bias voltages Vds
and Vgs are applied and monitored through the RC filter circuit.
Inductor L1, connected to the source terminal, blocks the mea-
surement ac signal and transfers it to Lcur and Lpot . However,
it shorts the source terminal to dc ground and helps establish
the dc bias voltage with reference to the source terminal. C6,
connected to the gate terminal, blocks the dc voltage and estab-
lishes the dc potential of the gate terminal, but shorts ac signals
to ground. Therefore, the capacitive component connected to
the gate terminal is excluded from the measurement since it is
shunted to the ground.
E. Ciss Measurement Circuit
Fig. 5 shows the circuit diagram for measuring the input ca-
pacitance Ciss . This circuit differs from the former measurement
circuits in that it measures the combined capacitance of Cgs and
Cgd , which have different dc potentials for the drain and source.
C1, C2, C7, and C8 block the dc bias voltages of Vds and Vgs ,
and transfer the ac measurement signal from Hcur and Hpot to
Lcur and Lpot , respectively. The dc bias voltages Vds and Vgs
are applied and monitored through the RC filter. Inductor L1
shorts dc signals at the source terminal to ground, establishes
the reference potential for the dc bias voltage, and blocks the
ac measurement signal from shorting to ground. The blocked ac
measurement signal is transferred to Hcur and Hpot terminals
through the bypass capacitors C9 and C10. Consequentially, the
capacitance between the drain and source terminals are elimi-
nated by bypass capacitors C1, C2, C9, and C10.
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Fig. 5. Ciss measurement circuit.
Fig. 6. Coss measurement circuit.
F. Coss Measurement Circuit
Fig. 6 shows the circuit diagram for measuring the output
capacitance Coss , which is the combined capacitance of Cds
and Cgd—the capacitances have different dc potentials at the
gate and source terminals. Capacitors C1 and C2 block the
dc bias voltage of Vds and transfer the ac measurement signal
from terminals Hcur and Hpot . The dc bias voltages Vds and
Vgs are applied and monitored through the RC filter. L1 shorts
dc signals to ground at the source terminal and establishes the
reference potential for the dc bias voltage. It also blocks the ac
measurement signal from shorting to ground and helps transfer it
to terminals Lcur and Lpot . C6 blocks the dc bias voltage of Vgs
from the source and passes the ac measurement signal, which
is then transferred to Lcur and Lpot terminals; L1 provides a
high ac resistance to ground. C6 bypasses and eliminates the
capacitance between the gate and source (Cgs).
The values of the blocking and bypass capacitances are se-
lected to have sufficiently small impedance relative to the ca-
pacitance measurement or elimination ability in the device.
Fig. 7. Frequency characteristics of the blocking capacitor. (4.7 µF, 630 V,
film-type capacitor, Cs + Rs measurement.)
TABLE I
TEST RESULTS FOR REFERENCE CAPACITANCE (nF)
Film-type capacitors are adopted because of their superior high-
frequency performance, but high-voltage-blocking large capac-
itors tend to be bulky and have relatively large effective series
inductance (ESL). Fig. 7 shows the frequency characteristics of
the capacitance used for blocking high voltages as measured
by an impedance analyzer (Agilent 4294A). The largest ca-
pacitance used in the measurement circuit has a self-resonant
frequency around 300 kHz because of the capacitance and ESL,
as shown in Fig. 7. JEDEC [32] suggests that the measurement
frequency be low enough to prevent the introduction of the error
stemming from parasitic components, and frequencies below
2 MHz are preferred. Therefore, 100 kHz was selected as the
measurement frequency.
III. MEASUREMENT OF C–V CHARACTERISTICS
This section certifies the measured capacitance using the de-
veloped capacitance measurement circuit, based on a reference
capacitance set whose values are known a priori. The measured
C–V characteristics of an example device are presented and
their features discussed as associated with the device structure
and composition.
A. Certification of the Measurement Circuit
The developed capacitance measurement circuit is connected
to a HIOKI 3522 LCR meter to quantify the capacitance through
measurement terminals Hcur , Hpot , Lcur , and Lpot . At the be-
ginning of setting up the experiment, open- and short-circuit
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Fig. 8. Measured C–V characteristics for V ce . (a) Cge , Cgc , and Cce (Vge = 0 V). (b) Cies and Co es (Vge = 0 V). (c) Cge for different Vge . (d) Comparison
between measured value and datasheet. (Vge = 0 V). (e) Cgc (Cres ) for different Vge .
calibration of the measurement circuit is performed for LCR me-
ter operation. Although the developed circuit applies a bias volt-
age between terminals, a dc short-circuit current flows through
the bias voltage source. Therefore, a 0-V dc bias voltage is
applied during circuit calibration.
Three capacitances Ca, Cb, and Cc, whose values are given
in the margin of Table I and are similar to those of an actual
semiconductor device, are used to validate the measurement
circuit. The test capacitors are connected in delta to imitate the
terminal capacitance of a power device, and six possible combi-
nations of the terminal connection are tested for the five capac-
itance measurements. The measured values for the respective
combinations of reference capacitance connections are given in
Table I. The relative percentage error of the actual value is also
given in parentheses. The compound capacitances Cgs + Cgd
and Cds + Cgd , which are, respectively, equivalent to Ciss and
Coss , are also shown in the table for comparison.
The measurement errors for Cgd and Ciss were confirmed as
less than 1%—a low error. The error in measuring Cgs tends to
become large when Cds is larger than Cgs . This can be attributed
to measurement signal leakage in the blocking inductor L1 and
bypass capacitor C7 (see Fig. 2). The opposite effects are found
in the measurement of Cds . The error in Cds becomes large
when Cgs is larger than Cds . This is attributed to measurement
signal leakage in blocking inductor L1 and bypass capacitor C6
(see Fig. 4). Thus, the errors of compound capacitance Cgs +
Cgd tend to become larger than directly measured Ciss , except
when Cds is small. The error in the measured Coss becomes
large when Cgd is larger than Cds . Leakage of the measurement
signal through L1 in Fig. 6 cannot explain this phenomenon.
Hence, this can be attributed to the residue of the measurement
signal for the bypass capacitor C6 (see Fig. 6), i.e., the detection
terminal for Cds is directly connected to the LCR meter through
Lcur and Lpot terminals, but the detection terminal for Cgd is
Authorized licensed use limited to: Kyoto University. Downloaded on April 26,2010 at 04:10:15 UTC from IEEE Xplore.  Restrictions apply. 
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Fig. 9. Measured C–V characteristics for V ge . (a) Cge . (b) Cgc (Cres ).
indirectly connected to the LCR meter through C6. Therefore,
the Coss measurement circuit is amenable to Cgd value, and the
errors of directly measured Coss tend to become larger than the
compound capacitance Cds + Cgd when Cgd is small.
The extracted error falls within 5% using the measurement
circuit parameters, as shown in Figs. 2–7. This error can be
reduced by increasing the value of the blocking and bypassing
elements, but the accuracy given in Table I is sufficient to charac-
terize the device because of the dispersion of the characteristics
among devices.
B. Measured Results
The measured C–V characteristics are exemplified here by
considering a planar gate IGBT with a 600-V-rated voltage
(IRG4BC20S) as an example, and the relationship of the ca-
pacitance characteristics to the device structure is discussed.
Fig. 8(a) illustrates the relationship of the measured Cge(=
Cgs), Cgc(= Cgd), and Cce(= Cds) to the collector voltage with
Vge = 0 V. Cge is larger than Cce and Cgc because of the
closely spaced gate and emitter electrodes at the surface of the
device. It barely changes with the applied Vce , because Vce
does not affect the expansion of the depletion region across the
gate and emitter. Also, depletion in the drift layer depends on
Vce . Therefore, Cce and Cgc decrease with increase in Vce in
accordance with the expansion of the depletion region. There
are irregular capacitance changes around Vce = 10 V, which
can be attributed to the transition of the expanding depletion
region from the JFET region of the planar gate IGBT to the
entire drift region. The decrease of the capacitance in Cce and
Cgc stops around Vce = 300 V, which indicates the termination
of the depletion region expansion in the drift layer because of
the punch-through structure of the device.
Fig. 8(b) illustrates the directly measured Cies(= Ciss)
and Coes(= Coss) and the calculated Cies(= Cge + Cgc) and
Coes(= Cce + Cge) from the measured Cce , Cge , and Cgc . The
respective results coincide, validating the adequacy of the mea-
sured results. Fig. 8(d) compares the measured (Cies , Coes , Cres)
and datasheet values. The datasheet provides capacitances up to
Vge = 50 V and validates the measured capacitances.
Fig. 8(c) shows Cge to Vce for different Vge . The accumulation
of charge (holes) occurs at the device channel and results in a
decrease in Cc , as shown in Fig. 1(a), when a gate voltage
of Vge = −20 V is applied. Capacitance Cge becomes larger
Fig. 10. Measured V ge –Ice characteristics.
than the depleted condition of the channel by the time Vge =
0 V. This phenomenon is shown clearly in Fig. 9(a), where
Cge is measured to Vge and Vce is changed as the parameter.
Capacitance Cge begins to decrease when Vge becomes higher
than −6 V and it reaches a minimum around Vge = 3 V. This
indicates the depletion of the accumulated charge (holes) at
the channel with increase in gate voltage Vge . The inversion
at the channel begins to occur with increasing gate voltages
when Vge exceeds 3 V, and Cge increases to the threshold gate
voltage. The threshold gate voltage of this device is 5 V, as
shown in Fig. 10, and the channel conducts for a higher gate
voltage. Fig. 8(e) shows Cge (Cres) to Vce for different Vge . The
accumulation phenomenon is also seen at the top of the JFET
region in a planar device [around Cgdj in Fig. 1(a)], and Cgc
varies with Vge especially in the low Vce region (Vce < 10 V).
It also shows that negative Vge reduces Cgc . This phenomenon
is clearly confirmed in Fig. 9(b), where Cgc is measured at Vge
and Vce is the parameter being changed. The accumulation at
the top of the JFET region tends to occur when voltages with
different polarities are applied across that part, resulting in an
increase in Cgdj [see Fig. 1(c)]. Then, Cgc becomes large for
low Vce within the −6 V < Vge < 3 V region.
The capacitance measurement is by no means restricted to
merely determining the capacitance between terminals, but it
can also clarify a wide variety of physical phenomenon occur-
ring in the device.
IV. CONCLUSION
The capacitances between the terminals of a power device
are important in understanding the dynamic behavior of the
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device, such as its switching operation. The device capacitances
are not constant and change with the voltage applied between
the terminals. Therefore, a C–V characterization system for
gate-controlled power devices was developed in this study. Five
measurement circuits were proposed to measure the three com-
binations of capacitances between the device terminals, and
three combinations of device capacitance for circuit operation.
The adequacy of the proposed measurement system was veri-
fied using a reference capacitance and the factor of error was
discussed. The developed capacitance characterization system
can measure capacitance from the blocking condition to the
conducting condition while changing the gate bias voltage. The
variation of the depletion and accumulation condition in the
device was reflected in the device capacitance. The measured
capacitance explained the device structure and the physical phe-
nomenon occurring in the device.
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